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1. INTRODUCTION 
This report for the third quarter of Phase C is submitted in compliance with 
Contract NAS 9-3924 between NASA-Houston and Melpar, Inc. The objective of this 
contract is to design and construct a thin-film personal communication and telemetry 
system. During Phase C y  the objective is to package two transceivers using the modules 
developed in Phase B of the program. 
All of the thin-film modules required by Phase B have now been delivered. The 
final modules , which were delivered during the last  quarter , were the "IF Amplifier 
No. 2" and the "Voice-Operated Switch" (VOX). 
The primary problem during the third quarter has been the assembly and 
development of the R F  portions of the transmitter and receiver.  This has resulted 
from component failure during assembly and from dissimilarities between the thin-film 
circuits and the conventional circuits contained in the breadboard models. The thin- 
film modules have insufficient voltage gain and this is believed to result from improper 
impedance matching between stages a t  radio frequencies. 
Assembly yield is expected to be improved through new lead bonding and 
assembly techniques and the gain should be increased to acceptable levels through 
modification of circuit impedances. 
2 .  TECHNICAL DISCUSSION 
2 . 1  3onding Techniyucs 
2 . 1 . 1  Old Techniques 
The original plan for this program was to use copper over chromium films 
for all terminals, conductors, and capacitor plates. This would have permitted the 
use of solder joints (60/40 lead-tin) which a r e  considered to be the strongest, lowest 
resistance, and most reliable type of bond for thin-film circuits. The use of copper 
plates resulted in poor capacitors, however, and it became necessary to switch to 
aluminum. 
Attempts were  then made to solder to Al-Cr terminals, but a satisfactory 
solder or  solder/flux combination could not be found at that time. Copper or  gold 
fi lms deposited over the aluminum (at the terminals only) also did not result in good 
bonds, apparently due to too much alloying with the aluminum. 
Bonds were then formed using a conductive, silver epoxy, reinforced with a 
stronger nonconductive epoxy. Initially, the bonds appeared to be satisfactory, but 
after a period of t ime, the resistance of some of the joints increased to an intoler- 
able level. 
The reliability of the joints was  improved by split-tip, resistance welding of 
5-mil-diameter gold wire between large copper or phosphor-bronze leads and the 
corresponding thin-film terminals and by welding 5-mil gold wire over the 1-mil 
gold leads from the transistor chips at the proper thin-film pads. These joints were 
reinforced with both conductive and nonconductive epoxy. 
It later became necessary to omit the epoxies at discrete component leads so 
that they could be replaced for circuit development purposes. Without the redundancy 
of both welded and conductive epoxied joints, it became apparent that the reliability 
of \velded joints is  unsatisfactory. This i s  caused primarily by an occasional frac- 
turing of the glass around the weld, probably resulting from thermal shock. The 
joint may be adequate initially, but a crack encircling the joint may form later ,  
causing a high resistance o r  open circuit. This can occur even though the wire 
appears to be mechanically well bonded to the substrate. 
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Thcrmocompression and ultrasonic bonding have also been tried and, although 
the !ionds appeired to be satisfactory, the hofiding equipment availahle is limited to a 
maximum \ \ i re  size of 1-mil diameter. This size wire is  so easilj. brolien that its use 
h a s  I)cen avoided except for  transistor chips which cannot accommodate larger \ \ ire.  
A bonding method for R F  circuits, used during the last quarter ,  consisted of 
"tinning" the Al-Cr terminals with a n  80% gold/209, tin alloy. This was accomplished 
by heating the substrate on a hot plate with preforms of the alloy positioned on the 
terminals. M-hen the upper, film surface of the substrate reaches a temperature of 
about 380" C (lower surface about 50" C hotter), the preforms melt and flow over the 
terminal surface. It is then possible to form satisfactory bonds on the "tinned" pads 
using G0/40 lead tin solder and a small soldering iron. Pull strength is 2.0 to 2 .5  
pounds for  a 0.040 x 0.100 inch joint, when the wire is pulled normal to the film. 
Transistor chips can also be electrically and mechanically joined to thin-film gate 
terminals,  during the substrate heating, by placing preforms between the gate side of 
the chips and the films. 
Disadvantages of this method are: 
a. Heating of the 1 x 0.5 x 0.020 inch glass substrates on a hot plate results 
in large temperature gradients, causing stresses in the substrate and thin films which, 
in turn,  may result in immediate o r  eventual capacitor failures. (Uniform temperatures 
could be achieved by heating in an oven, but this would result in difficulty in maintaining 
the preforms and chips in their proper positions. ) 
b. High temperature increases the chance of capacitor failure. This may be 
clue to crystallization or  grain growth in the aluminum plates. 
c.  The preform alloy tends to flow freely over the entire A1 films. In some 
cases ,  it has flowed to the edges of capacitors, causing failure. 
2 . 1 . 2  Present Technique 
V e r y  recently, a new type of solder was investigated and found to be satisfactory 
for bonding copper, phosphor-bronze, o r  gold wires to Al-Cr films using a small 
soldering iron. 
s i s t s  of GY,; tin, 2 9 %  bismuth, and l0Yr silver. It has a melting point of 138°C. 
The solder, which was developed at Melpar for another program, con- 
The thin-filni terminals and wires (excluding gold wires) a r e  first  "tinned. I t  
'I'hc surface oxide must be removed from non-gold \vires before tinning. This may be 
donc by dipping the leads in nitric acid followed by a water rinse. Resin flux maJ. not 
!>e used. 
reactions, especially if it happens to contact thin-film capacitors. The thin-film pads 
must be cleaned with acetone before tinning. The wire is then soldered to the pad. 
Soldcring tcmperature is 260°C. 
This is pr&a!>ly ar, ac!vintige, since flux may cause damage thrsugh chemical 
The joints, although not a s  good as Cu-Cr films soldered with lead-tin solder,  
are satisfactory. A typical joint of 0.040 x 0.040 inch has a pull strength of 0 .8  to 2 . 4  
pounds normal to the substrate surface and a resistance of less than 0 .1  ohm. Leads 
have been unsoldered and resoldered up to 12 t imes without joint failure. In addition, 
joints have been heated in air at 125" C for 120 hours without any measurable change in 
r e s  is t ance . 
The present technique does not require epoxy reinforcement except at the 
circuit pins, which a r e  subject to relatively large s t resses .  This is another advantage, 
since it facilitates replacement of discrete components and reduces the chances of 
coating capacitors with epoxy, which may cause failure due to s t resses  resulting from 
shrinkage during curing of the epoxy cement. 
2 .2  Assembly Techniques 
Some of the problems associated with assembly, excluding lead bonding problems, 
a r e  scratches and punctures which cause capacitor shorts and broken leads from chip 
transistors (1-mil-diameter gold wire). 
Another problem is discrete component failure. When this occurs , attempts are 
made to replace the component by cutting through the epoxy cement used to fasten the 
component to the substrate. 
it is suspected that coating of capacitors with epoxy cement may cause failure due to 
shrinkage of the epoxy. 
This sometimes causes the substrate to break. In addition, 
Progress  in assembling the R F  portions of the transmitter and receiver has been 
particularly slow. Suspected reasons for this a r e :  
a. 
The disadvantages of this technique were discussed in paragraph 2 .1 .1 .  
b. 
The gold/tin preform method of bonding with epoxy reinforcement has been 
used. 
There is a great deal more handling of the R F  circuits than occurs during 
assembly of any other circuit. Seven to eight R F  circuits are mounted in a brass  case 
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with brass  partitions between substrates to provide R F  shielding. The signal leads 
between circuits a r e  soldered after the substrates are placed in the case and then the 
partitions are installed and spot-welded to the case. A typical circuit contains a 
relatively large discrete coil and variable capacitor, and either a canned o r  chip tran- 
sistor which are connected prior to assembly in the case. The performance of each 
circuit is checked immediately before and after assembly in  the case. The chance of 
scratching a capacitor or  breaking a transistor lead with the soldering iron o r  test 
probes is higher than with the other, lower frequency circuits because of the small 
working space available. In addition, when a failure occurs,  all of the circuits in the 
case generally have to be probed to locate the failure, and then the malfunctioned sub- 
s t ra te  frequently must be replaced. (Sometimes a shorted capacitor can be opened by 
applying a small  voltage pulse so that replacement of the substrate is not always 
necessary. ) If a substrate must be replaced, unsoldering and resoldering of signal 
leads must be performed. This is particularly difficult after the brass  partitions 
have been spot-welded to the case. The troubleshooting and repair  work is very time- 
consuming and has resulted in very slow progress in completing the receiver and trans- 
mitter. 
Approximately 57% of the RF circuits assembled in the receiver and transmitter 
have had to be replaced. The % loss of circuits for various reasons is listed below: 
a. Shorted capacitors - 29% 
b. Discrete component failure leading to broken substrates - 11% 
c. Poor solder joints - 11% 
d. Broken chip transistor leads - 6% 
2.2.1 Circuit Assembly Procedure 
In view of the above problems, the following assembly procedure was recently 
put into effect: (Note: All soldering is to be done in accordance with paragraph 2.1.2) 
a. Cover all capacitors with a protective coating consisting of 2000i of vacuum- 
deposited borosilicate dielectric or  with Humiseal 1H35 applied by spraying through an 
aperture mask. 
b. Scribe and dice the substrates into individual circuits, as required. 
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c. Trim all capacitors and certain resis tors  to specified values. For R F  
circuits, all res is tors  are trimmed to their final values at this point. 
d. 
e .  
f .  
Blow off glass chips with a gentle flow of clean, dry gas. 
Tin all solder pads, pins, and non-gold leads of discrete components. 
Solder circuit pins using a jig to hold the pins in their proper positions. 
(All pins consist of 0.020 inch diameter x 0.500 inch long phosphor-bronze and a re  
soldered to 0.040 inch wide x 0.125 inch long thin-film terminals located on 0 .075  inch 
centers along one edge of the substrate.) 
g. Fasten discrete components and reinforce pins using nonconducting epoxy 
cement. Prevent epoxy from coating capacitors, solder pads, o r  ends of leads. Cure 
epoxy in oven at 60" C for  30 minutes. 
h. 
i. 
Solder all discrete component leads. 
Test  circuit and adjust a s  required. For most circuits, several  of the 
resis tors  a r e  trimmed to obtain specified voltages in this step. For R F  circuits, the 
variable discrete capacitor is adjusted to obtain peak voltage gain. 
j .  Store circuits in clean, dry  container. 
2.2.2 Transistor Chip Preparation 
Chip transistors are used for all circuits except for some of the R F  circuits 
for which transistors are available in cans only, Chip size is 20 mils x 30 mils x 
approximately 3 mils thick. The chips are prepared as follows: 
Spot-weld a 20-mil-diameter x 5-mil-thick gold plated kovar disk to a a. 
TO 5 transistor header. 
b. Place a transistor chip on the above disk with two 15-mil-diameter x 
1-mil-thick gold-silicon preforms (manufactured by Coining Corp. of America) 
sandwiched between the chip and disk. The gate side of the chip must face the preform. 
c. Heat the header on a hot plate (containing an access hole for the header 
leads) at 410" to 420" C for  about 5 minutes. 
to the disk. 
This melts the preform and bonds the chip 
d. Fasten 1-mil-diameter gold w i r e s  between the source and drain terminals 
of the chip and the source and drain pins of the header, using thermocompression. 
ball bonding. 
e .  Fasten a 5-mil-diameter gold lead between the disk and the gate pin of the 
header using a split-tip resistance welder. 
f .  Test  the device on a curve tracer.  Approximately 15'Z of the transistors 
are rejected at this point. 
g. Remove the device from the header. This is done bv breaking the spot-Lveld 
betiveen the kovar disk and the header and by cutting the leads at the header pins using 
a small  knife. 
h. Store in a clean, dry container. 
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source and load impedances of 3300 and 1000 ohms, respectively, the voltage gain 
2 . 3  Circuit Deposition 
Ail  thin-film c i rmi t s  used in thc systems will have been fabricated in 
accordance with the latest vacuum deposition procedures, which were  finalized 
during October. There are now sufficient quantities of all circuits to complete the 
program except for the "Operational Amplifier and Mixer" and the "Audio Amplifier 
and Transmitter. Deposition of these should be completed by the end of January. 
A universal vacuum processing procedure, applicable to all of the circuits 
in the program except the R F  circuits, wil l  be included in the final report. Because 
the procedure for the R F  circuits is somewhat unique, a separate procedure for RF  
circuits will be contained in the final report. 
2 . 4  System Assembly and Development 
2.4.1 RF Circuits 
In addition to the problems associated with catastrophic component failures 
described in paragraph 2 . 2 ,  the RF portions of the transmitter and receiver do not 
operate as well as the breadboard models. 
Although the entire R F  portion of a thin-film receiver (consisting of an 
oscillator, t r ipler ,  two amplifiers, and a mixer operating at approximately 259 MHz) 
has been assembled, the voltage gain from the diplexer (antenna) input to the mixer 
output is only 0.6 .  The voltage gain should be at least 2 in order to supply sufficient 
voltage to drive the IF amplifiers. The gain in the breadboard model is 30. 
The R F  portion of the transmitter, excluding the two power amplifiers, has 
been assembled. This includes the crystal oscillator, tr ipler , modulator, and three 
amplifiers. The voltage output of the assembled portion is about 5 volts, peak-to- 
peak. This must be increased to at least 8 volts peak-to-peak in order to drive the 
power amplifiers, which operate in the class C mode for maximum efficiency and, 
therefore, minimum temperature. (The breadboard model provides 11 volts peak-to- 
peak to  the power amplifiers.) 
When a typical single-stage thin-film R F  amplifier is tested with resist ive 
is an acceptable 2 . 8  to 3 . 2  volts/volt. The gain is reduced when the amplifier is 
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coupled to i ts  neighboring thin-film circuits. The gain reduction appears to result 
from improper impedance matching. The impedaces  ifi the thin-film circuits, 
resulting from lead inductance, s t ray capacitance, and "skin effect" at high frequencies, 
is evidently quite different from the impedances in the breadboard model, which is 
fabricated from conventional discrete components and conductors having much la rger  
c ross  sections. 
For example, the voltage gain of the RF  portion of the thin-film receiver can be 
increased from 0.6 to 4.0 by substituting a resis tor  of 10K to 56K ohms for the LC tank 
circuit and by removal of the bypass capacitor at the output end of the "antenna signal 
amplifier. 
signals at frequencies different from the desired radio frequency. 
This tank circuit is believed to be necessary,  however, in order to attenuate 
Efforts are being made to modify the impedances sufficiently to obtain adequate 
gain in both the transmitter and receiver. 
2 .4 .2  Audio and IF Circuits 
Assembly of the remaining circuits, including the telemetry subsystem, is 
progressing satisfactorily. Assembly yield is high and no problems are anticipated 
other than meeting the schedule. The most time-consuming task remaining is the fine 
trimming of the VCO resis tors .  Efforts are being made to obtain an additional trimming 
apparatus so that this portion of the work can be accelerated. 
2.5 Redesign of the Transmit-Receive Diplexer : 
Redesign of the transmit-receive diplexer was necessary because prior work 
with the thin-film version revealed certain practical limitations. In particular, narrow- 
band networks of this type invariably require reversible, nonincremental adjustment 
after placement in the shielding enclosure; therefore, present thin-film trimming tech- 
niques are not applicable. In addition, present deposition methods produce films of 
insufficient thickness relative to the skin depth at 300 MHz, resulting in excessive loss  
at these frequencies. 
In view of the availability of extremely compact discrete t r immer  capacitors, 
the approach chosen involves the use of these capacitors in conjunction with fixed strip- 
line inductors. Since 1/16-inch-thick double-clad board is used, the copper is left 
intact on one surface to provide a ground plane for the circuit etched on the opposite 
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surface. The entire unit can be quite thin, although reasonable clearance must be left 
hciwcen the circuit side of the board and the shielding enclosure. 
to reduce the stripline impedance so that final trimming must be done through tuning 
holes with the shield in place. ) 
(Close shielding tends 
In order to utilize only one type of tuned circuit, overall electrical design was 
based upon the highpass-lowpass combination of Figure 1. Appropriate rejection poles 
were introduced by the modification shown in Figure 2.  Thus, only parallel-tuned 
circuits are required and the high input impedance at each reject frequency automatically 
decouples that particular f i l ter  from the remainder of the circuit. 
In stripline, a pure (neglecting losses)  inductance to ground can be realized by 
means of a s t r ip  which is grounded at the far end. Likewise, a pure capacitance to 
ground results when the far end is left open-circuited. However, a pure floating induc- 
tance (such as that required for a parallel-tuned circuit) cannot exist, because proximity 
of the ground plane introduces a large distributed capacitance. Consequently, the strip- 
line equivalent of a parallel-tuned circuit must be analyzed on the basis of more detailed 
transmission line theory. 
With reference to Figure 3, the parallel resonant circuit equivalent consists 
simply of a stripline loop bridged by a tuning capacitor which has the reactance magni- 
tude of A ohms. By adding a voltage source E and load resis tor  R ,  the input impedance 
Z was found to be given by in 
AZ sin 0 + jR (Z sin 0 - A cos 0) 
- 0 0 7 - 
A 
Z 
L1 
in R (2 cos 0 -  2 + - sin 0) + j (Zo sin 0 -  A cos 0 )  
~ 
0 1 whcre 0 is the electrical length around the loop and Z o  is the characteristic impedance 
of the stripline. 
The reject (equivalent parallel resonant) frequency occurs when Z is a pure in 
reactance. Solution for this condition resulted in 8 
A sin 0 = - 
z O  
ANT. 
Figure 1. Highpass-Lowpass Diplexer 
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Figure 2. Modified Highpass-Lowpass Diplexer 
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Figure 3. Equivalent Stripline Parallel Resonant Circuit 
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\vhilc the reject input impedance turned out to  be 
- jA  
(1 - cos 0) 
ohnis. This,  of course, differs from the infinite impedance associated with a parallel 
resonant circuit and agrees with the intuitive observation that the floating inductor has 
a large distributed capacitance. Furthermore, it is seen that this capacitance becomes 
less  as the loop becomes electrically (and physically) shorter. 
Further inspection of the general expression for Z revealed that the bridged in 
loop acts as an impedance inverter when 
A 
Z 
t an0  = - . 
0 
Consequently, a pair (or any even number) of loops may be connected in ser ies  to form 
a pass network for the frequency which satisfies the preceeding equation. It follows 
that a series-connected pair of bridged loops will act as a specialized pass-reject net- 
work. 
Noting that 0 and A are, respectively, proportional and inversely proportional 
to frequency, the pass and reject relations were rearranged in the form 
tan 0 = K sin (K0 ) 
P P 
where 0 is the electrical line length at  the pass frequency and K is given by 
P 
reject frequency) 
(pass frequency) K = (  
For 0 
greater  than unity. Consequently, the network is a low-pass high-reject type directly 
applicable to the receiver side of the diplexer. 
l e s s  than g o " ,  the nature of the trigonometric functions requires that K be 
P 
Design of the receiver network on this basis was quite straightforward in that 
loop length i s  uniquely determined by the pass and reject frequencies. The final receiver 
circuit i s  diagrammed in Figure 4, where the loop length is approximately 2 . 7  inches 
and the tuning capacitors a r e  approximately 10pF. The neutralizing tap shown was found 
necessary to offset coupling due to physical proximity of the loops and thereby improve 
the rejection. Measured rejection at  297 MHz was greater than 60 dB, while the inser- 
tion loss at 260 MHz was approximately 1 dB. Design of the less  critical transmitter 
network has also been completed and an integrated breadboard of the diplexer will be 
tested shortly. 
A parallel investigation necessary to realization of the diplexer circuits involved 
careful measurement of the stripline characteristic impedance and velocity factor. This 
was accomplished by making up different lengths of shorted line and resonating each 
length with a standard capacitor. The resonant frequencies were determined by means 
of a sweeper, a frequency standard, and a coupling loop. For the 1/16-inch-thick epoxy- 
fiberglass board and 1/16-inch conductor width employed, the characteristic impedance 
and velocity factor turned out to be, respectively, 74 ohms and 0.56. 
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Figure 4. Diagram of Receiver Circuit 
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2.  G DC Power Supplies 
After careful evaluation, it has been concluded that the use of thin-film circuits 
in the power supplies is impractical. The supplies will require some large value 
capacitors and transformers in order to be reasonably efficient. These cannot be 
fabricated with thin films at the present state of the art .  The supplies will also 
require some transistors of relatively large power and s ize ,  as well  a s  several normal 
size transistors and diodes. It is doubtful that there  would be any space saving and 
there  would be very little weight saved by substituting thin-film resis tors  and smaller 
value capacitors for their discrete counterparts, when compared to the weight and 
space required by the discrete components that must be used. 
I 
In view of this, it has been decided that the power supplies will be purchased and 
will consist entirely of discrete components. 
Several supplies a r e  presently under consideration. The size, weight, and shape 
will be decided by the end of January, so that the final package design can be started. 
The order  will be placed as soon a s  the optimum voltages are determined. This will be 
accomplished after the first transmitter and receiver and the telemetry subsystem have 
been completed and have been tested together in both the simplex and duplex modes. 
This is scheduled for the third week of February. 
2 . 7  Purchased Parts 
All of the necessary purchased components and modules have been procured 
except the dc power supplies, coax (relay) switch, mode switch, antenna connector, and 
a multiple pin connector for  dc and audio frequency signals. The multiple pin connector 
will be used for power input from the battery, the seven telemetry input signals, and the 
microphone and headset audio frequency signals. 
All purchased parts should be available by the end of February except the coax 
switches and power supplies which are  not expected until the middle of March. The coax 
switches have been ordered and should be received within 60 days. The dc supplies will  
be ordered after initial system tests ,  scheduled for the second week of February; delivery 
i s  expected to be within 30 days. Most of the system testing, however, can be performed 
before the coax switches and power supplies arrive.  
20 
2.8 Final Package Design 
Final design of the printed circuit (xmther) board to ;.,.hich the modules will be 
connected and the case fo r  the transceiver and telemetry system is scheduled to s tar t  
at the end of January. 
The final configurations of the metallic containers used to house the RF portions 
of the receiver and transmitter for  shielding purposes must be determined before the 
final package can be designed. The same applies to the power supply modules, switches, 
and connectors. Design and fabrication of boards and cases is estimated to require one 
month. 
2.9 Integrated Thin-Film Audio Amplifier 
A completely thin-film "5006-11 audio amplifier - transmitter" w a s  constructed 
in order  to test the operation and stability of the CdSe TFT in the audio circuit. Recently, 
under a contract with the Naval Air Systems Command, techniques were developed for  
stabilizing the TFT for  operation up to approximately 40" C. The TFT's  used in the 
circuit were first stabilized according to the process described in the Third Quarterly 
Report of that contract and then attached to the circuit substrate with a silicone com- 
pound (Humiseal 1H34). Af t e r  the circuit res is tors  were trimmed to their appropriate 
values, the entire circuit was coated in Humiseal 1H34 and pre-aged (unoperating) in 
a i r  at 125" C for 8 hours. The performance of the circuit was unaffected by the aging 
period indicating an allowable storage temperature of up to 125" C. 
The circuit is operated at room temperature with a drain and bias supply of 
+12 V and +2 V ,  respectively. The frequency response curve is shown in Figure 5. 
The input signal is maintained at 15 millivolts peak-to-peak for a maximum linear out- 
put signal of approximately 6 V peak-to-peak and a maximum voltage gain of 400. The 
operating frequency range is from 250 Hz to 30 kHz. 
Each stage of the amplifier has a midfrequency voltage gain of about 10. A 
total gain for  the 3 stages of about 1000 is not realized, however, due to the coupling 
1. Third Quarterly Report on Thin-Film Monotronics, submitted to U. S. Dept. of 
the Navy, Naval A i r  Systems Command, Washington, D. C.,  Contract No.  N00019- 
G7-C-0405. 
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Figure 5. Frequency Response Curve of an Integrated Thin-Film Audio Amplifier 
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attenuation caused by the M i l l e r  capacitance of the TFT. N o  precaution w a s  taken to 
reduce the gate-to-drain capacitance, C - ,  , since these TFT's  w e r e  fabricated for 
w 
stabilization studies rather than circuit application. C generally ranged from 25 to 
30 pf giving a coupling attenuation per stage of about 0.8. Hence for the three stages, 
there is a total attenuation of about 0.5. The total midfrequency gain could therefore 
not exceed 500. With a reduction in C an amplifier with a midfrequency gain of 
about 1000 can be constructed. 
gd 
gd 
The circuit is being operated continuously at room temperature with the same 
bias and signal voltages used for the frequency response measurement. The input 
signal is maintained at 3 kHz. At present, the amplifier has undergone 1500 hours of 
continuous operation testing with no change in i ts  characteristics. Af t e r  1000 hours,  
the amplifier was turned off for  48 hours and turned on again with no appreciable 
change. 
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3 .  SC I I E DU L E 
The schedule for thc remainder of the program i s  shown in figure (5. 
schcdulc, although possible, i s  optimistic. It depends upon completion of develop- 
ment of the RF portions of the receiver and transmitter by the end of January, 
a high yicltl of modules during assembly, receipt of purchased par t s  within the 
suppliers' stated delivery times, and no unforeseen problems in the design and 
fabrication of the final package, including the "mother" printed circuit board and 
case. Delivery of the final system could be as much a s  two months late. Ever!. 
effort is being made to meet the original hardware delivery date of 24 March 1968. 
This 
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HAVE 1 
HAVE 1 
R F  PORTION 
I F  AMPLIFIER NO. 1 
I F  AMPLIFIER NO. 2 
RF PORTION 
AUDIO AMPLIFIER 
MODULATOR AND FILTER 
VOLTAGE-CONTROLLED OSCl LLATOR 
T W IN-T- F I L T E  R 
SUMMING RESISTORS, SOURCE 
FOLLOWERS, AND COUPLING CAP. 
OPERATIONAL AMP. AND MIXER 
VOICE-OP ERAT ED SWITCH 
14 
6 
2 
2 
2 
-H-l 
i A V E  3 
- 
2 
4 
DIPLEXER DESIGN PROTOTYPE 
AND FABRICATION FINAL 
PRELIMINARY SIMPLEX 
SYSTEM TESTS DUPLEX 
PROCURE PURCHASED PARTS: 
1.  DISCRETE COMPONENTS FOR MODULES 
2 .  COAX RELAY SWITCH 
3. MODE SWITCH 
4. ANTENNA CONNECTOR 
5. MULTIPLE PIN CONNECTOR 
6. DC POWER SUPPLIES 
HAVE 
ENOUGH - 
- 
DESIGN AND FABRICATE 
MOTHER BOARD AND CASE 
2 
ASSEMBLE, TEST, AND 
DELIVER SYSTEMS 2 
NOTE: ARROWHEADS IN “MODULE ASSEMBLY” 
PORTION OF SCHEDULE INDICATE COMPLETION 
DATES OF INDIVIDUAL MODULES. 
Figure 6. Schedule 
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4. PROGRAM PERSONNEL 
Listed below a r c  thc key personnel involved in this program: 
Project Leader: 
Senior Engineers : 
E nqineers: 
F. J. Hemmer 
V. Grohmann 
W. Gutierrez 
A.  Y. Lee 
J. J. Giuliani 
W. E.  Johnson, Jr. 
S .  Muzidal 
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APPENDIX A 
Deposition Masks for Individual Circuits 
A- 1 
1 1 - .  vIl;versal Amplifier: 
IF  Amplifier No.  2 :  
Voice-Operated Switch : 
Figure ‘4-1 
Figure A-2 
Figure A-3 
Note: The actual aperture masks used provide for deposition of a batch of several 
circuits at a time. The number of circuits per batch are: 
Universal R F  Amplifier: 28 
IF Amplifier No. 2 :  4 
Voice-Operated Switch: 15 
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Figure A-1. Deposition Masks,  5006-14 Universal R F  Circuit (1" x 0.5") 
A- 3 
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Figure A-2. Deposition Masks, 5006-15 I F  Amplifier No. 2 (111 x 3'9 
(Sheet 1 of 3 )  
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(d) LOWER CAPACITOR 
P L A T E S  AND CONDUCTORS 
ocn 
(e) CAPACITOR AND 
CROSSOVER D I E L E C T R I C  
( f )  U P P E R  CAPACITOR 
P L A T E S  AND CONDUCTORS 
Figure A-2. Deposition Masks, 5006-15 IF Amplifier No. 2 (1'' x 3") 
(Sheet 2 of 3) 
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FILM 
Figure A-2. Deposition Masks, 5006-15 IF Amplifier No. 2 (1" x 3,') 
(Sheet 3 of 3 )  
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( c )  LOWER CAPACITOR 
PLATES AND CONDUCTORS 
(e) UPPER CAPACITOR 
PLATES AND CONDUCTORS 
( b )  RESISTORS 
(d) CAPACITOR 
DIELECTRIC 
(f)  RESISTOR 
PROTECTIVE COAT 
Figure A-3. Deposition Masks, 5006-16 Voice-Operated Switch (1" x 1") 
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